UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/814,818	03/31/2004	Pierre Busson	361170-1029	5283
	7590 01/22/200 YNNE SEWELL LLP	EXAMINER		
INTELLECTUAL PROPERTY SECTION			LOUIE, OSCAR A	
1601 ELM ST	00 THANKSGIVING TOWER 01 ELM ST		ART UNIT	PAPER NUMBER
DALLAS, TX 75201-4761			2436	
			MAIL DATE	DELIVERY MODE
			01/22/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)					
	10/814,818	BUSSON ET AL.					
Office Action Summary	Examiner	Art Unit					
	OSCAR A. LOUIE	2436					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1) Responsive to communication(s) filed on 20 Oc	ctober 2008.						
	· · · · · · · · · · · · · · · · · · ·						
<i>;</i> —	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4)⊠ Claim(s) <u>1-55</u> is/are pending in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-5,7-17,19-34,36-52,54 and 55</u> is/are rejected.							
7)⊠ Claim(s) <u>6,18,35 and 53</u> is/are objected to.	· · · · · · ·						
8) Claim(s) are subject to restriction and/or	election requirement.						
Application Papers							
9)☐ The specification is objected to by the Examiner	•						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a) All b) Some * c) None of:							
	1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)							
1) X Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)  Paper No(s)/Mail Date							
3) Notice of Information Disclosure Statement(s) (PTO/SB/08)							
Paper No(s)/Mail Date <u>10/20/2008</u> . 6) Other:							

# **DETAILED ACTION**

This final action is in response to the amendment filed on 10/20/2008. Claims 1-55 are pending and have been considered as follows.

### Examiner Note

In light of the applicants' amendments and remarks, the examiner hereby withdraws his previous Claim Objections with respect to Claims 2 & 4, as well as, withdraws his previous 35 U.S.C. 101 rejections with respect to Claims 1, 10, 21, & 38.

In view of the applicants' disclosure and what would be reasonable to expect one of ordinary skill in the art at the time of the applicants' invention to understand, no Specification Objection is made at this time with respect to "lack of antecedent basis" for the applicants' amendments incorporating the term "circuit" in place of "module" since it is clear that in this particular context the modules/components of the applicants' invention comprise physical circuits. Particularly, page 2 recites a "tuner" and page 3 recites "radio frequency tuner" and "channel decoder" which are well known in the art as comprising circuits.

Art Unit: 2436

# Specification

1. The specification is objected to as failing to provide proper antecedent basis for the claimed subject matter. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o). Correction of the following is required:

- At least Claims 11, 28,39, 40, & 42-45 recite "digital domain," however, this limitation appears to lack antecedent basis with respect to the applicants' Specification and original disclosure;
- Throughout Claims 1-55 the term "RF" has been amended into the Claim language,
   however, this limitation appears to lack antecedent basis with respect to the applicants'
   Specification and original disclosure;

# Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 1-55 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Art Unit: 2436

- At least Claims 11, 28,39, 40, & 42-45 recite "digital domain," however, this limitation appears to lack support with respect to the applicants' Specification and original disclosure:

Throughout Claims 1-55 the term "RF" has been amended into the Claim language,
 however, this limitation appears to lack support with respect to the applicants'
 Specification and original disclosure;

# Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tan et al.</u> ("A 70-Mb/s Variable-Rate 1024-QAM Cable Receiver IC with Integrated 10-b ADC and FEC Decoder").

Claim 1:

Tan et al. disclose an electronic component comprising,

- "an integrated circuit embodied on a single monolithic substrate and incorporating" (i.e. "The IC is a monolithic mixed signal device...and incorporates a 10 b AD converter [3], analog phase-locked loops (PLL's), interpolating demodulator, square-root raised cosine

Art Unit: 2436

Page 5

receive filters, timing/carrier recovery loops, 20-tap complex equalizer, and a t=8 (204,188) Reed-Solomon forward error correction (FEC) decoder") [page 2205 column 1];

- "a tuning circuit of the direct sampling type including mixed analog and digital circuitry" (i.e. "A tuner and surface-acoustic-wave filter combination translates a single channel down to a standard intermediate frequency denoted by IF1...") [page 2205 column 2];
- "configured to receive RF satellite digital television analog signals composed of several channels at a circuit input for direct sampling at RF and digital transposition to output several downconverted signals each associated with a different selected channel" (i.e. "A mixer is used to further translate the channel down to a second intermediate frequency denoted by IF2...the sampling rate of the 10 b A/D converter") [page 2205 column 2];
- "wherein the tuning circuit and the several channel decoding circuits are fabricated on that single monolithic substrate" (i.e. "The IC is a monolithic mixed signal device...and incorporates a 10 b AD converter [3], analog phase-locked loops (PLL's), interpolating demodulator, square-root raised cosine receive filters, timing/carrier recovery loops, 20-tap complex equalizer, and a t = 8 (204,188) Reed-Solomon forward error correction (FEC) decoder") [page 2205 column 1];

but, they do not explicitly disclose,

- "several channel decoding digital circuits connected at the outputs of the tuning circuit and each including digital circuitry to deliver respectively simultaneously several streams of data packets corresponding to the different selected channels," although <u>Tan et al.</u> do suggest at least one channel and decoding circuit, as recited below;

however, Tan et al. do disclose,

- [FIG 1 & 3 illustrate a single channel, however, it is reasonable to expect any number of outputs with any number of receiver circuits];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "several channel decoding digital circuits connected at the outputs of the tuning circuit and each including digital circuitry to deliver respectively simultaneously several streams of data packets corresponding to the different selected channels," in the invention as disclosed by <u>Tan et al.</u> since it is reasonable to expect one of ordinary skill in the art to implement one or more devices for the purposes of handling greater data volume.

6. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tan et al.</u> ("A 70-Mb/s Variable-Rate 1024-QAM Cable Receiver IC with Integrated 10-b ADC and FEC Decoder") in view of <u>Tomasz et al.</u> (US-6031878-A).

Claim 9:

<u>Tan et al.</u> disclose an electronic component, as in Claim 1 above, but they do not explicitly disclose,

- "the electronic component comprises a satellite digital television signal receiver," although <u>Tomasz et al.</u> do suggest direct broadcast satellite signal, as recited below; however, <u>Tomasz et al.</u> do disclose,
  - "The direct broadcast satellite signal received from the satellite dish is amplified and then downshifted within the Low Noise Block (LNB), a subsystem contained with the satellite dish assembly, to a predetermined frequency band, typically in the L-band in the range 950 MHz to 2150 MHz" [column 2 lines 65-67 & column 3 lines 1-3];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the electronic component comprises a satellite digital television signal receiver," in the invention as disclosed by <u>Tan et al.</u> for the purposes of receiving satellite content.

7. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tan et al.</u> ("A 70-Mb/s Variable-Rate 1024-QAM Cable Receiver IC with Integrated 10-b ADC and FEC Decoder") in view of <u>Tomasz et al.</u> (US-6031878-A) and in view of <u>Robbins et al.</u> (US-6147713-A).

#### Claim 2:

<u>Tan et al.</u> disclose an electronic component, as in Claim 1 above, but they do not explicitly disclose,

- "the channels extend over a predetermined frequency span," although <u>Tomasz et al.</u> do suggest signal bandwidth, as recited below;
- "the RF signals convey digital information coded by digital modulation," although
   Tomasz et al. do suggest digitizing by analog to digital converters and demodulation, as recited below;
- "the tuning circuit comprises: an analog stage receiving the RF signals," although

  Tomasz et al. do suggest receiving a signal, as recited below;
- "the tuning circuit comprises: a multibit analog/digital conversion stage having a sampling frequency equal to at least twice the said frequency span of the sampled RF signal," although <u>Tomasz et al.</u> do suggest DC offset, as recited below;

- "the tuning circuit comprises: several digital devices for transposing frequencies that are connected to the output of the analog conversion stage, each digital device configured to separately deliver a sampled digital signal centered around the zero frequency and corresponding to the selected channel," although <u>Robbins et al.</u> do suggest utilizing a lowpass Nyquist filter and downconverting, as recited below;

however, Tomasz et al. do disclose,

- "all the channels in the 950 MHz to 2150 MHz DBS signal bandwidth" [column 3 lines 26-27];
- "Whether discrete filters or active filters are used, the output of the filters will be digitized by analog to digital converters 100 and then demodulated by the DSP for recovery of the digital data" [column 4 lines 58-61];
- "the tuner unit will have an input connector 56 for receiving the signal on cable" [column 3 lines 5-6];
- "The level of the local oscillator signal in the RF signal input to the mixers is approximately -50 dBm. The signal present may be as low as -70 dBm, so that if uncorrected, the DC offset may be as high as 20 dBm greater than the signal of interest. In order to avoid saturation of the amplifiers on the output of the mixers, feedback of the DC offset is provided from the amplifier chain to the output of the mixers, as shown in FIGS. 2 and 3. DC offset correction circuitry in general is well known, and need not be described in detail herein" [column 4 lines 43-52];

whereas, Robbins et al. do disclose,

- "This signal is input both to a mixer and Nyquist filter block 72 and the carrier recovery block 74. In the mixer and Nyquist filter block 72, the video IF is first Nyquist filtered via Nyquist filter 80 and then downconverted to baseband by mixing it with the recovered carrier in mixer 82. The recovered carrier is first passed through a Nyquist delay 84 which compensates for the delay of the Nyquist filter 80. The Nyquist filter is a lowpass filter that provides additional adjacent channel filtering as well as VSB double-single sideband magnitude equalization" [column 7 lines 8-17];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the channels extend over a predetermined frequency span" and "the RF signals convey digital information coded by digital modulation" and "the tuning circuit comprises: an analog stage receiving the RF signals" and "the tuning circuit comprises: a multibit analog/digital conversion stage having a sampling frequency equal to at least twice the said frequency span of the sampled RF signal" and "the tuning circuit comprises: several digital devices for transposing frequencies that are connected to the output of the analog conversion stage, each digital device configured to separately deliver a sampled digital signal centered around the zero frequency and corresponding to the selected channel," in the invention as disclosed by Tan et al. for the purposes of providing additional channel filtering.

Art Unit: 2436

8. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tan et al.</u> ("A 70-Mb/s Variable-Rate 1024-QAM Cable Receiver IC with Integrated 10-b ADC and FEC Decoder") in view of <u>Tomasz et al.</u> (US-6031878-A) and in view of <u>Hwang et al.</u> (US-4894657-A).

#### Claim 3:

<u>Tan et al.</u> disclose an electronic component, as in Claim 1 above, but they do not explicitly disclose,

- "the channels extend over a predetermined frequency span," although <u>Tomasz et al.</u> do suggest signal bandwidth, as recited below;
- "the RF signals convey digital information coded by digital modulation," although
   Tomasz et al. do suggest digitized by analog to digital converters demodulation, as recited below;
- "each channel decoding digital circuit comprises: a digital decimator filter followed by an additional digital filter for eliminating information of adjacent channels," although
   Tomasz et al. do suggest readjusting the output frequency, as recited below;
- "each channel decoding module comprises: a digital error correction stage for delivering a stream of data packets corresponding to the information conveyed by the channel being processed by the channel decoding module," although <a href="Hwang et al.">Hwang et al.</a> do suggest calibration/digital correction, as recited below;

however, Tomasz et al. do disclose,

- "all the channels in the 950 MHz to 2150 MHz DBS signal bandwidth" [column 3 lines 26-27];

- "Whether discrete filters or active filters are used, the output of the filters will be digitized by analog to digital converters 100 and then demodulated by the DSP for recovery of the digital data" [column 4 lines 58-61];
- "the output of the VCO is fed back, divided down by the ratio of the expected carrier frequency of the desired channel to the frequency of the crystal oscillator and then compared to the crystal oscillator frequency. The deviation in the external voltage controlled oscillator frequency is used to control the tank circuit to readjust the output frequency of the voltage controlled oscillator" [column 3 lines 38-44];

whereas, Hwang et al. do disclose,

- "The calibrator is employed due to the need for calibration (or digital correction) arising out of the nonlinearity that may be present in pipelined A/D converters with greater than 8- or 9-bit resolution" [column 3 lines 26-30];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the channels extend over a predetermined frequency span" and "the RF signals convey digital information coded by digital modulation" and "each channel decoding digital circuit comprises: a digital decimator filter followed by an additional digital filter for eliminating information of adjacent channels" and "each channel decoding module comprises: a digital error correction stage for delivering a stream of data packets corresponding to the information conveyed by the channel being processed by the channel decoding module," in the invention as disclosed by Tan et al. for the purposes of digital correction.

Art Unit: 2436

9. Claims 4-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tan et al.</u> ("A 70-Mb/s Variable-Rate 1024-QAM Cable Receiver IC with Integrated 10-b ADC and FEC Decoder") in view of <u>Tomasz et al.</u> (US-6031878-A) in view of <u>Robbins et al.</u> (US-6147713-A) and in further view of Hwang et al. (US-4894657-A).

#### Claim 4:

<u>Tan et al</u> disclose an electronic component, as in Claim 1 above, but, they do not explicitly disclose,

- "the channels extend over a predetermined frequency span," although <u>Tomasz et al.</u> do suggest signal bandwidth, as recited below;
- "the RF signals convey digital information coded by digital modulation," although
   Tomasz et al. do suggest digitized by analog to digital converters demodulation, as recited below;
- "the tuning circuit comprises: an analog stage receiving the RF signals," although
  Tomasz et al. do suggest receiving a signal, as recited below;
- "the tuning circuit comprises: a multibit analog/digital conversion stage having a sampling frequency equal to at least twice the said frequency span of the sampled RF signals," although Tomasz et al. do suggest DC offset, as recited below;
- "each channel decoding circuit comprises: a digital decimator filter followed by an additional digital filter for eliminating information of adjacent channels," although
   Tomasz et al. do suggest readjusting the output frequency, as recited below;

Art Unit: 2436

- "the tuning circuit comprises: several digital devices for transposing frequencies that are connected to the output of the analog conversion stage, each digital device configured to separately deliver a sampled digital signal centered around the zero frequency and corresponding to the selected channel," although <u>Robbins et al.</u> do suggest utilizing a lowpass Nyquist filter and downconversions, as recited below;

Page 13

"each channel decoding circuit comprises: a digital error correction stage for delivering a
stream of data packets corresponding to the information conveyed by the channel
associated with the sampled digital signal processed by this channel decoding circuit,"
although <a href="Hwang et al.">Hwang et al.</a> do suggest calibration/digital correction, as recited below;

however, Tomasz et al. do disclose,

- "all the channels in the 950 MHz to 2150 MHz DBS signal bandwidth" [column 3 lines 26-27];
- "Whether discrete filters or active filters are used, the output of the filters will be digitized by analog to digital converters 100 and then demodulated by the DSP for recovery of the digital data" [column 4 lines 58-61];
- "the tuner unit will have an input connector 56 for receiving the signal on cable" [column 3 lines 5-6];
- "The level of the local oscillator signal in the RF signal input to the mixers is approximately -50 dBm. The signal present may be as low as -70 dBm, so that if uncorrected, the DC offset may be as high as 20 dBm greater than the signal of interest.

  In order to avoid saturation of the amplifiers on the output of the mixers, feedback of the

Art Unit: 2436

DC offset is provided from the amplifier chain to the output of the mixers, as shown in

FIGS. 2 and 3. DC offset correction circuitry in general is well known, and need not be

Page 14

described in detail herein" [column 4 lines 43-52];

- "the output of the VCO is fed back, divided down by the ratio of the expected carrier frequency of the desired channel to the frequency of the crystal oscillator and then compared to the crystal oscillator frequency. The deviation in the external voltage controlled oscillator frequency is used to control the tank circuit to readjust the output frequency of the voltage controlled oscillator" [column 3 lines 38-44];

whereas, Robbins et al. do disclose,

- "This signal is input both to a mixer and Nyquist filter block 72 and the carrier recovery block 74. In the mixer and Nyquist filter block 72, the video IF is first Nyquist filtered via Nyquist filter 80 and then downconverted to baseband by mixing it with the recovered carrier in mixer 82. The recovered carrier is first passed through a Nyquist delay 84 which compensates for the delay of the Nyquist filter 80. The Nyquist filter is a lowpass filter that provides additional adjacent channel filtering as well as VSB double-single sideband magnitude equalization" [column 7 lines 8-17]];

and whereas, Hwang et al. do disclose,

- "The calibrator is employed due to the need for calibration (or digital correction) arising out of the nonlinearity that may be present in pipelined A/D converters with greater than 8- or 9-bit resolution" [column 3 lines 26-30];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the channels extend over a predetermined frequency span" and "the RF signals convey digital information coded by digital modulation" and "the tuning circuit comprises: an analog stage receiving the RF signals" and "the tuning circuit comprises: a multibit analog/digital conversion stage having a sampling frequency equal to at least twice the said frequency span of the sampled RF signals" and "the tuning circuit comprises: several digital devices for transposing frequencies that are connected to the output of the analog conversion stage, each digital device configured to separately deliver a sampled digital signal centered around the zero frequency and corresponding to the selected channel" and "each channel decoding circuit comprises: a digital decimator filter followed by an additional digital filter for eliminating information of adjacent channels" and "each channel decoding circuit comprises: a digital error correction stage for delivering a stream of data packets corresponding to the information conveyed by the channel associated with the sampled digital signal processed by this channel decoding circuit," in the invention as disclosed by Tan et al. for the purposes of channel filtering and digital correction.

### Claim 5:

<u>Tan et al.</u>, <u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Hwang et al.</u> disclose an electronic component, as in Claim 4 above, but their combination do not explicitly disclose,

- "the resolution of the analog/digital conversion stage is greater than or equal to 6 bits," although <u>Hwang et al.</u> do suggest converting as many as ten bits, as recited below;

however, Hwang et al. do disclose,

- "accurate resolution of the output code from flash A/D subconverter 10 is desired, D/A converter 16 may be of the capacitive type, which is capable of converting as many as ten bits without being unduly tolerance-dependent" [column 3 lines 9-10];

Page 16

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the resolution of the analog/digital conversion stage is greater than or equal to 6 bits," in the invention as disclosed by <u>Tomasz et al.</u> and <u>Robbins et al.</u> for the purposes of achieving accurate resolution of the output and without being tolerance dependent. Claim 6:

<u>Tan et al.</u>, <u>Robbins et al.</u>, and <u>Hwang et al.</u> disclose an electronic component, as in Claim 4 above, but their combination do not explicitly disclose,

- "the decimator filter is a low-pass filter whose cutoff frequency is of the order of twice the frequency half-width of a channel," although <u>Robbins et al.</u> do suggest a lowpass Nyquist filter, as recited below;
- "the cutoff frequency of the additional digital filter is of the order of the frequency half-width of a channel," although <u>Robbins et al.</u> do suggest a cutoff frequency that is roughly half the width of the channel, as recited below;

however, Robbins et al. do disclose,

- "The Nyquist filter 80 can be implemented as a finite impulse response (FIR) lowpass filter having, for example, a sampling frequency of 27 MHz, passband edge of 7.75 MHz, passband attenuation of 0.5 dB, stopband edge of 10.25 MHz, stopband attenuation of 40 dB, beta of 3.3953 and -6 dB cutoff frequency of 9 MHz" [column 7 lines 20-26];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the decimator filter is a low-pass filter whose cutoff frequency is of the order of twice the frequency half-width of a channel" and "the cutoff frequency of the additional digital filter is of the order of the frequency half-width of a channel," in the invention as disclosed by Tomasz et al. and Hwang et al. for the purposes of providing additional adjacent channel filtering as well as VSB double-single sideband magnitude equalization.

10. Claims 10, 11, 13-15, 20, 38, 48-50, & 55 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tomasz et al.</u> (US-6031878-A) and in view of <u>Robbins et al.</u> (US-6147713-A). Claim 10:

Tomasz et al. disclose an integrated circuit comprising,

- "a single monolithic substrate" (i.e. "the preferred embodiment by a single integrated circuit, so as to eliminate many components required or at least used in prior art systems to obtain and process the signal") [column 2 lines 59-62];
- "an input receiving an RF analog signal including a plurality of channels" (i.e. "the tuner unit will have an input connector 56 for receiving the signal on cable 54, and an output connector 58 which may be used for coupling the received signal to a second set top box, if needed") [column 3 lines 5-8];
- "a first channel decoding digital circuit connected to the first digital tuner that digitally decodes the first downconverted digital signal to output a stream of data packets for the selected first channel" (i.e. "The integrated circuit includes a variable gain amplifier 66, which amplifier will be more fully described in detail later herein, which provides a wide range of automatic gain control and high linearity to provide acceptably low cross-talk

Art Unit: 2436

Page 18

between channels in the output thereof. The output of the amplifier 66 of course is a broadband output, containing in the preferred embodiment, all the channels in the 950 MHz to 2150 MHz DBS signal bandwidth") [column 3 lines 19-27];

- "a second channel decoding digital circuit connected to the second digital tuner that decodes the second downconverted digital signal to output a stream of data packets for the selected second channel" (i.e. "The integrated circuit includes a variable gain amplifier 66, which amplifier will be more fully described in detail later herein, which provides a wide range of automatic gain control and high linearity to provide acceptably low cross-talk between channels in the output thereof. The output of the amplifier 66 of course is a broadband output, containing in the preferred embodiment, all the channels in the 950 MHz to 2150 MHz DBS signal bandwidth") [column 3 lines 19-27];
- "wherein circuitry of the converter, tuners and channel decoding digital circuits are fabricated on that single monolithic substrate" (i.e. "the preferred embodiment by a single integrated circuit, so as to eliminate many components required or at least used in prior art systems to obtain and process the signal") [column 2 lines 59-62];

but, Tomasz et al. do not explicitly disclose,

- "an analog-to-digital converter to sample and convert the RF analog signal to a digital signal," although <u>Robbins et al.</u> do suggest a television converter utilizing lowpass

  Nyquist filter and downconversions, as recited below;
- "a first digital tuner that downconverts the digital signal to a first downconverted digital signal," although Robbins et al. do suggest a television converter and downconversions, as recited below;

Art Unit: 2436

- "information of a selected first channel in the downconverted digital signal is centered at around zero frequency," although <u>Robbins et al.</u> do suggest utilizing a lowpass Nyquist filter and downconversions, as recited below;

Page 19

- "a second digital tuner that downconverts the digital signal to a second downconverted digital signal," although <u>Robbins et al.</u> do suggest utilizing a lowpass Nyquist filter and downconversions, as recited below;
- "information of a selected second channel in the downconverted digital signal is centered at around zero frequency," although <u>Robbins et al.</u> do suggest utilizing a lowpass Nyquist filter and downconversions, as recited below;

however, Robbins et al. do disclose,

- "An overall block diagram of the television converter is illustrated in FIG. 1. The converter includes a video DSP 12, audio DSP 26, and timing and data recovery circuitry 24" [column 5 lines 1-3];
- "In the mixer and Nyquist filter block 72, the video IF is first Nyquist filtered via Nyquist filter 80 and then downconverted to baseband by mixing it with the recovered carrier in mixer 82" [column 7 lines 9-12];
- "The Nyquist filter is a lowpass filter that provides additional adjacent channel filtering as well as VSB double-single sideband magnitude equalization. For NTSC signals, the double sideband component is from 0-0.75 MHz and-the single sideband component is from 0.75-4.2 MHz" [column 7 lines 14-19];

Art Unit: 2436

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "an analog-to-digital converter to sample and convert the RF analog signal to a digital signal" and "a first digital tuner that downconverts the digital signal to a first downconverted digital signal" and "information of a selected first channel in the downconverted digital signal is centered at around zero frequency" and "a second digital tuner that downconverts the digital signal to a second downconverted digital signal" and "information of a selected second channel in the downconverted digital signal is centered at around zero frequency," in the

Page 20

invention as disclosed by <u>Tomasz et al.</u> for the purposes of timing and data recovery and providing additional adjacent channel filtering. In addition, it is understood that a plurality of decoders and tuners may be present in the system to handle multiple simultaneous signals.

# Claim 11:

<u>Tomasz et al.</u> and <u>Robbins et al.</u> disclose an integrated circuit, as in Claim 10 above, further comprising,

- "the first and second digital tuners perform frequency transposition and channel selection in a digital domain" (i.e. "the tuner unit will have an input connector 56 for receiving the signal on cable 54, and an output connector 58 which may be used for coupling the received signal to a second set top box, if needed") [column 3 lines 5-8].

Claim 13:

<u>Tomasz et al.</u> and <u>Robbins et al.</u> disclose an integrated circuit, as in Claim 10 above, further comprising,

- "the RF analog signal conveys information for the plurality of channels by digital modulation" (i.e. "Whether discrete filters or active filters are used, the output of the filters will be digitized by analog to digital converters 100 and then demodulated by the DSP for recovery of the digital data") [column 4 lines 58-61].

Claim 14:

<u>Tomasz et al.</u> and <u>Robbins et al.</u> disclose an integrated circuit, as in Claim 10 above, further comprising,

- "the channels of the RF analog signal extend over a frequency span" (i.e. "all the channels in the 950 MHz to 2150 MHz DBS signal bandwidth") [column 3 lines 26-27];
- "the analog-to-digital converter oversamples the received RF analog signal at a sampling frequency at least twice the frequency span" (i.e. "The level of the local oscillator signal in the RF signal input to the mixers is approximately -50 dBm. The signal present may be as low as -70 dBm, so that if uncorrected, the DC offset may be as high as 20 dBm greater than the signal of interest. In order to avoid saturation of the amplifiers on the output of the mixers, feedback of the DC offset is provided from the amplifier chain to the output of the mixers, as shown in FIGS. 2 and 3. DC offset correction circuitry in general is well known, and need not be described in detail herein") [column 4 lines 43–52].

Claim 15:

<u>Tomasz et al.</u> and <u>Robbins et al.</u> disclose an integrated circuit, as in Claim 14 above, further comprising,

- "the RF analog signal comprises a satellite digital television analog signal" (i.e. "The direct broadcast satellite signal received from the satellite dish is amplified and then downshifted within the Low Noise Block (LNB), a subsystem contained with the satellite dish assembly, to a predetermined frequency band, typically in the L-band in the range 950 MHz to 2150 MHz") [column 2 lines 65-67 & column 3 lines 1-3].

Claim 20:

Tomasz et al. and Robbins et al. disclose an integrated circuit, as in Claim 10 above, further comprising,

"the integrated circuit is a component within a satellite digital television signal receiver" (i.e. "The direct broadcast satellite signal received from the satellite dish is amplified and then downshifted within the Low Noise Block (LNB), a subsystem contained with the satellite dish assembly, to a predetermined frequency band, typically in the L-band in the range 950 MHz to 2150 MHz") [column 2 lines 65-67 & column 3 lines 1-3].

Claim 38:

Tomasz et al. disclose an electronic device comprising,

- "an integrated circuit embodied on a single monolithic substrate" (i.e. "the preferred embodiment by a single integrated circuit, so as to eliminate many components required or at least used in prior art systems to obtain and process the signal") [column 2 lines 59-62];

Art Unit: 2436

- "a multi-channel direct sampling type tuner circuit that receives an RF analog signal composed of several channels and outputs first and second channel digital signals" (i.e. "the tuner unit will have an input connector 56 for receiving the signal on cable 54, and an output connector 58 which may be used for coupling the received signal to a second set top box, if needed") [column 3 lines 5-8];

- "wherein the tuner circuit and the first and second channel decoder circuits are fabricated on that single monolithic substrate" (i.e. "the preferred embodiment by a single integrated circuit, so as to eliminate many components required or at least used in prior art systems to obtain and process the signal") [column 2 lines 59-62];

but, Tomasz et al. do not explicitly disclose,

- "a first channel decoder circuit that receives the first channel digital signal and outputs a first channel stream of data packets," although <u>Robbins et al.</u> do suggest television conversion, as recited below;
- "a second channel decoder circuit that receives the second channel digital signal and outputs a second channel stream of data packets," although <u>Robbins et al.</u> do suggest television conversion, as recited below;

however, Robbins et al. do disclose,

- "An overall block diagram of the television converter is illustrated in FIG. 1. The converter includes a video DSP 12, audio DSP 26, and timing and data recovery circuitry 24" [column 5 lines 1-3];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "a first channel decoder circuit that receives the first channel digital signal and outputs a first channel stream of data packets" and "a second channel decoder circuit that receives the second channel digital signal and outputs a second channel stream of data packets," in the invention as disclosed by <u>Tomasz et al.</u> for the purposes of timing and data recovery.

Claim 48:

<u>Tomasz et al.</u> and <u>Robbins et al.</u> disclose an electronic device, as in Claim 38 above, further comprising,

- "the RF analog signal conveys information for the plurality of channels by digital modulation" (i.e. "Whether discrete filters or active filters are used, the output of the filters will be digitized by analog to digital converters 100 and then demodulated by the DSP for recovery of the digital data") [column 4 lines 58-61].

Claim 49:

<u>Tomasz et al.</u> and <u>Robbins et al.</u> disclose an electronic device, as in Claim 38 above, further comprising,

- "the channels of the RF analog signal extend over a frequency span" (i.e. "all the channels in the 950 MHz to 2150 MHz DBS signal bandwidth") [column 3 lines 26-27];
- "the analog-to-digital converter oversamples the received RF analog signal at a sampling frequency at least twice the frequency span" (i.e. "The level of the local oscillator signal in the RF signal input to the mixers is approximately -50 dBm. The signal present may be as low as -70 dBm, so that if uncorrected, the DC offset may be as high as 20 dBm

greater than the signal of interest. In order to avoid saturation of the amplifiers on the output of the mixers, feedback of the DC offset is provided from the amplifier chain to the output of the mixers, as shown in FIGS. 2 and 3. DC offset correction circuitry in general is well known, and need not be described in detail herein") [column 4 lines 43-52].

### Claim 50:

<u>Tomasz et al.</u> and <u>Robbins et al.</u> disclose an electronic device, as in Claim 49 above, further comprising,

- "the RF analog signal comprises a satellite digital television analog signal" (i.e. "The direct broadcast satellite signal received from the satellite dish is amplified and then downshifted within the Low Noise Block (LNB), a subsystem contained with the satellite dish assembly, to a predetermined frequency band, typically in the L-band in the range 950 MHz to 2150 MHz") [column 2 lines 65-67 & column 3 lines 1-3].

### Claim 55:

<u>Tomasz et al.</u> and <u>Robbins et al.</u> disclose an electronic device, as in Claim 38 above, further comprising,

- "the integrated circuit is a component within a satellite digital television signal receiver" (i.e. "The direct broadcast satellite signal received from the satellite dish is amplified and then downshifted within the Low Noise Block (LNB), a subsystem contained with the satellite dish assembly, to a predetermined frequency band, typically in the L-band in the range 950 MHz to 2150 MHz") [column 2 lines 65-67 & column 3 lines 1-3].

Art Unit: 2436

11. Claims 7 & 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tan et al.</u> ("A 70-Mb/s Variable-Rate 1024-QAM Cable Receiver IC with Integrated 10-b ADC and FEC

Decoder") in view of Lieber et al. (US-5220164-A).

Claim 7:

<u>Tan et al.</u> disclose an electronic component, as in Claim 1 above, but they do not explicitly disclose,

- "a grounding metal plate glued to a rear face of the single monolithic substrate by a conducting glue," although <u>Lieber et al.</u> do suggest utilizing "an opaque photocathode, a microchannel plate (MCP) electron multiplier, and a phosphor coated anode covered with a metalized layer", as recited below;

however, Lieber et al. do disclose,

- "The single detection element includes an opaque photocathode, a microchannel plate (MCP) electron multiplier, and a phosphor coated anode covered with a metalized layer" [column 3 lines 36-39];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "a grounding metal plate glued to a rear face of the single monolithic substrate by a conducting glue," in the invention as disclosed by <u>Tan et al.</u> for the purposes of providing both imaging and ranging functions.

Claim 8:

<u>Tan et al.</u> disclose an electronic component, as in Claim 1 above, but do they not explicitly disclose.

- "the substrate has a first type of conductivity," although <u>Lieber et al.</u> do suggest "MCP is grounded, with the anode being biased positively relative to the MCP, and the photocathode being biased negatively relative to the MCP", as recited below;
- "circuitry of the tuning circuit and several channel decoding digital circuits performing a digital processing are disposed in a part of the substrate that is insulated from the remaining part of the substrate providing analog circuitry of the tuning circuit by a semiconducting barrier having a second type of conductivity different from the first type of conductivity," although <u>Lieber et al.</u> do suggest grounded MCP, as recited below;
- "the semiconducting barrier is biased by a bias voltage different from that used for the insulated part of the substrate," although <u>Lieber et al.</u> do suggest "the anode being biased positively relative to the MCP, and the photocathode being biased negatively relative to the MCP", as recited below;

however, Lieber et al. do disclose,

- "The detection of the prompt electrical current is made through a transformer that couples the anode to a power supply" [column 3 lines 41-43];
- "The power supply biases the anode relative to the MCP and photocathode such that the MCP is grounded, with the anode being biased positively relative to the MCP, and the photocathode being biased negatively relative to the MCP" [column 3 lines 44-48];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the substrate has a first type of conductivity" and "circuitry of the tuning circuit and several channel decoding digital circuits performing a digital processing are disposed in a part of the substrate that is insulated from the remaining part of the substrate providing analog circuitry of the tuning circuit by a semiconducting barrier having a second type of conductivity different from the first type of conductivity" and "the semiconducting barrier is biased by a bias voltage different from that used for the insulated part of the substrate," in the invention as disclosed by <u>Tan et al.</u> for the purposes of allowing the prompt anode current to be detected without having to ground the anode and the use of a non-grounded anode significantly simplifies the power supply circuitry.

12. Claims 16-18, & 51-53 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tomasz et al. (US-6031878-A) in view of Robbins et al. (US-6147713-A) and in further view of Hwang et al. (US-4894657-A).

Claim 16:

Tomasz et al. and Robbins et al. disclose an integrated circuit, as in Claim 10 above, further comprising,

"a decimator filter that filters the downconverted digital signal to output digital signals relating to the selected channel and adjacent channel information" (i.e. "the output of the VCO is fed back, divided down by the ratio of the expected carrier frequency of the desired channel to the frequency of the crystal oscillator and then compared to the crystal

oscillator frequency. The deviation in the external voltage controlled oscillator frequency is used to control the tank circuit to readjust the output frequency of the voltage controlled oscillator") [column 3 lines 38-44];

- "a digital filter that filters out the adjacent channel information" (i.e. "the output of the VCO is fed back, divided down by the ratio of the expected carrier frequency of the desired channel to the frequency of the crystal oscillator and then compared to the crystal oscillator frequency. The deviation in the external voltage controlled oscillator frequency is used to control the tank circuit to readjust the output frequency of the voltage controlled oscillator") [column 3 lines 38-44].

but they do not disclose,

- "an error correction stage to produce the data packets from the selected channel information," although <a href="Hwang et al.">Hwang et al.</a> do suggest calibration/digital correction, as recited below;

however, Hwang et al. do disclose,

- "The calibrator is employed due to the need for calibration (or digital correction) arising out of the nonlinearity that may be present in pipelined A/D converters with greater than 8- or 9-bit resolution" [column 3 lines 26-30];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "an error correction stage to produce the data packets from the selected channel information," in the invention as disclosed by <u>Tomasz et al.</u> and <u>Robbins et al.</u> for the purposes of digital correction.

Art Unit: 2436

Claim 17:

Tomasz et al., Robbins et al., and Hwang et al. disclose an integrated circuit, as in Claim 16 above, but their combination do not disclose,

"the decimator filter is a low pass filter having a cut-off frequency approximately equal to twice a frequency half width of a channel," although <u>Robbins et al.</u> do suggest a lowpass Nyquist filter, as recited below;

however, Robbins et al. do disclose,

- "The Nyquist filter 80 can be implemented as a finite impulse response (FIR) lowpass filter having, for example, a sampling frequency of 27 MHz, passband edge of 7.75 MHz, passband attenuation of 0.5 dB, stopband edge of 10.25 MHz, stopband attenuation of 40 dB, beta of 3.3953 and -6 dB cutoff frequency of 9 MHz" [column 7 lines 20-26];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the decimator filter is a low pass filter having a cut-off frequency approximately equal to twice a frequency half width of a channel," in the invention as disclosed by <u>Tomasz et al.</u> and <u>Hwang et al.</u> for the purposes of implementing a Nyquist filter as a finite impulse response (FIR) lowpass filter.

Art Unit: 2436

Claim 18:

Tomasz et al., Robbins et al., and Hwang et al. disclose an integrated circuit, as in Claim 17 above, but their combination do not disclose,

- "the digital filter is a Nyquist filter having a cut-off frequency approximately equal to the frequency half width of the channel," although Robbins et al. do disclose a lowpass Nyquist filter having a cut-off frequency that is roughly half the width of the channel, as recited below;

however, Robbins et al. do disclose,

- "The Nyquist filter 80 can be implemented as a finite impulse response (FIR) lowpass filter having, for example, a sampling frequency of 27 MHz, passband edge of 7.75 MHz, passband attenuation of 0.5 dB, stopband edge of 10.25 MHz, stopband attenuation of 40 dB, beta of 3.3953 and -6 dB cutoff frequency of 9 MHz" [column 7 lines 20-26];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the digital filter is a Nyquist filter having a cut-off frequency approximately equal to the frequency half width of the channel," in the invention as disclosed by <a href="Tomasz et al.">Tomasz et al.</a> and <a href="Hwang et al.">Hwang et al.</a> for the purposes of implementing a Nyquist filter as a finite impulse response (FIR) lowpass filter.

Art Unit: 2436

Claim 51:

Tomasz et al. and Robbins et al. disclose an electronic device, as in Claim 38 above, further comprising,

- "a decimator filter that filters the downconverted digital signal to output digital signals relating to the selected channel and adjacent channel information" (i.e. "the output of the VCO is fed back, divided down by the ratio of the expected carrier frequency of the desired channel to the frequency of the crystal oscillator and then compared to the crystal oscillator frequency. The deviation in the external voltage controlled oscillator frequency is used to control the tank circuit to readjust the output frequency of the voltage controlled oscillator") [column 3 lines 38-44];

- "a digital filter that filters out the adjacent channel information" (i.e. "the output of the VCO is fed back, divided down by the ratio of the expected carrier frequency of the desired channel to the frequency of the crystal oscillator and then compared to the crystal oscillator frequency. The deviation in the external voltage controlled oscillator frequency is used to control the tank circuit to readjust the output frequency of the voltage controlled oscillator") [column 3 lines 38-44];

but their combination do not disclose,

- "an error correction stage to produce the data packets from the selected channel information," although <a href="Hwang et al.">Hwang et al.</a> do suggest accurate resolution output, as recited below;

however, Hwang et al. do disclose,

- "accurate resolution of the output code from flash A/D subconverter 10 is desired, D/A converter 16 may be of the capacitive type, which is capable of converting as many as ten bits without being unduly tolerance-dependent" [column 3 lines 9-10];

Page 33

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "an error correction stage to produce the data packets from the selected channel information," in the invention as disclosed by <u>Tomasz et al.</u> and <u>Robbins et al.</u> for the purposes of converting as many as ten bits without being unduly tolerance-dependent. Claim 52:

Tomasz et al., Robbins et al., and Hwang et al. disclose an electronic device, as in Claim 51 above, but their combination do not disclose,

"the decimator filter is a low pass filter having a cut-off frequency approximately equal to twice a frequency half width of a channel," although <u>Robbins et al.</u> do disclose a lowpass Nyquist filter having a cut-off frequency that is roughly half the width of the channel, as recited below;

however, Robbins et al. do disclose,

- "The Nyquist filter 80 can be implemented as a finite impulse response (FIR) lowpass filter having, for example, a sampling frequency of 27 MHz, passband edge of 7.75 MHz, passband attenuation of 0.5 dB, stopband edge of 10.25 MHz, stopband attenuation of 40 dB, beta of 3.3953 and -6 dB cutoff frequency of 9 MHz" [column 7 lines 20-26];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the decimator filter is a low pass filter having a cut-off frequency approximately equal to twice a frequency half width of a channel," in the invention as disclosed by <u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Hwang et al.</u> for the purposes of implementing a Nyquist filter as a finite impulse response (FIR) lowpass filter.

Page 34

### Claim 53:

Tomasz et al., Robbins et al., and Hwang et al. disclose an electronic device, as in Claim 52 above, but their combination do not disclose,

- "the digital filter is a Nyquist filter having a cut-off frequency approximately equal to the frequency half width of the channel," although <u>Robbins et al.</u> do disclose a lowpass Nyquist filter having a cut-off frequency that is roughly half the width of the channel, as recited below;

however, Robbins et al. do disclose,

- "The Nyquist filter 80 can be implemented as a finite impulse response (FIR) lowpass filter having, for example, a sampling frequency of 27 MHz, passband edge of 7.75 MHz, passband attenuation of 0.5 dB, stopband edge of 10.25 MHz, stopband attenuation of 40 dB, beta of 3.3953 and -6 dB cutoff frequency of 9 MHz" [column 7 lines 20-26];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the digital filter is a Nyquist filter having a cut-off frequency approximately equal to the frequency half width of the channel," in the invention as disclosed by <a href="Tomasz et al.">Tomasz et al.</a>, Robbins et al., and <a href="Hwang et al.">Hwang et al.</a> for the purposes of implementing a Nyquist filter as a finite impulse response (FIR) lowpass filter.

Art Unit: 2436

13. Claims 21-28, 30-32, 37, 39, & 40-46 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tomasz et al. (US-6031878-A) in view of Robbins et al. (US-6147713-A) and in further view of Young (EP-0481543-A1).

# Claim 21:

Tomasz et al. disclose an integrated circuit comprising,

- "a single monolithic substrate" (i.e. "the preferred embodiment by a single integrated circuit, so as to eliminate many components required or at least used in prior art systems to obtain and process the signal") [column 2 lines 59-62];
- "an input receiving an RF analog signal including a plurality of channels" (i.e. "the tuner unit will have an input connector 56 for receiving the signal on cable 54, and an output connector 58 which may be used for coupling the received signal to a second set top box, if needed") [column 3 lines 5-8];
- "a first channel decoding digital circuit connected to the first digital tuner that decodes the first downconverted digital signal to output a stream of data packets for the selected first channel" (i.e. "The integrated circuit includes a variable gain amplifier 66, which amplifier will be more fully described in detail later herein, which provides a wide range of automatic gain control and high linearity to provide acceptably low cross-talk between channels in the output thereof. The output of the amplifier 66 of course is a broadband output, containing in the preferred embodiment, all the channels in the 950 MHz to 2150 MHz DBS signal bandwidth") [column 3 lines 19-27];

Application/Control Number: 10/814,818

Art Unit: 2436

- "a second channel decoding digital circuit connected to the second digital tuner that decodes the second downconverted digital signal to output a stream of data packets for the selected second channel" (i.e. "The integrated circuit includes a variable gain amplifier 66, which amplifier will be more fully described in detail later herein, which provides a wide range of automatic gain control and high linearity to provide acceptably low cross-talk between channels in the output thereof. The output of the amplifier 66 of course is a broadband output, containing in the preferred embodiment, all the channels in the 950 MHz to 2150 MHz DBS signal bandwidth") [column 3 lines 19-27];

Page 36

- "wherein the converters, tuners, channel decoding digital circuits and switching circuit are fabricated on that single monolithic substrate" (i.e. "the preferred embodiment by a single integrated circuit, so as to eliminate many components required or at least used in prior art systems to obtain and process the signal") [column 2 lines 59-62];

but they do not disclose,

- "a first analog-to-digital converter to sample and convert the analog signal to a first digital signal," although <u>Robbins et al.</u> do suggest television conversion, as recited below;
- "a second analog-to-digital converter to sample and convert the RF analog signal to a second digital signal," although <u>Robbins et al.</u> do suggest television conversion, as recited below;
- "a first digital tuner that downconverts a received digital signal to a first downconverted digital signal," although <u>Robbins et al.</u> do suggest downconversions, as recited below;

Art Unit: 2436

- "information of a selected first channel in the downconverted digital signal is centered at around zero frequency," although <u>Robbins et al.</u> do suggest downconversions, as recited below;

- "a second digital tuner that downconverts a received digital signal to a second downconverted digital signal," although <u>Robbins et al.</u> do suggest downconversions, as recited below;
- "information of a selected second channel in the downconverted digital signal is centered at around zero frequency," although <u>Robbins et al.</u> do suggest utilizing lowpass Nyquist filter and downconversion, as recited below;
- "a switching circuit that selectively couples the first and second digital signals output from the first and second converters to the first and second digital tuners," although Young does suggest switching, as recited below;

however, Robbins et al. do disclose,

- "An overall block diagram of the television converter is illustrated in FIG. 1. The converter includes a video DSP 12, audio DSP 26, and timing and data recovery circuitry 24" [column 5 lines 1-3];
- "In the mixer and Nyquist filter block 72, the video IF is first Nyquist filtered via Nyquist filter 80 and then downconverted to baseband by mixing it with the recovered carrier in mixer 82" [column 7 lines 9-12];

- "The Nyquist filter is a lowpass filter that provides additional adjacent channel filtering as well as VSB double-single sideband magnitude equalization. For NTSC signals, the double sideband component is from 0-0.75 MHz and-the single sideband component is from 0.75-4.2 MHz" [column 7 lines 14-19];

where as, Young does disclose,

- "Each of the three switches 50a, 50b and 50c has a first input, a second input, and a moving contact which can connect an output to either of the inputs. The three switches are ganged together so that their outputs are either all connected to their first respective inputs or to their second respective inputs simultaneously" [column 3 lines 38-44];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "a first analog-to-digital converter to sample and convert the analog signal to a first digital signal" and "a second analog-to-digital converter to sample and convert the RF analog signal to a second digital signal" and "a first digital tuner that downconverts a received digital signal to a first downconverted digital signal" and "information of a selected first channel in the downconverted digital signal is centered at around zero frequency" and "a second digital tuner that downconverts a received digital signal to a second downconverted digital signal" and "information of a selected second channel in the downconverted digital signal is centered at around zero frequency" and "a second channel decoding digital module connected to the second digital tuner that decodes the second downconverted digital signal to output a stream of data packets for the selected second channel" and "a switching circuit that selectively couples the first and second digital signals output from the first and second converters to the first and second

digital tuners," in the invention as disclosed by <u>Tomasz et al.</u> for the purposes of having the outputs either all connected to their first respective inputs or to their second respective inputs simultaneously.

## Claim 22:

<u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> disclose an integrated circuit, as in Claim 21 above, but their combination do not disclose,

- "the first analog-to-digital converter is associated with RF analog signals in a first passband," although <u>Robbins et al.</u> do suggest analog-to-digital television conversion, as recited below;
- "the second analog-to-digital converter is associated with RF analog signals in a second passband," although <u>Robbins et al.</u> do suggest analog-to-digital television conversion, as recited below;

however, Robbins et al. do disclose,

- "An overall block diagram of the television converter is illustrated in FIG. 1. The converter includes a video DSP 12, audio DSP 26, and timing and data recovery circuitry 24. The video DSP demodulates and unscrambles video from an intermediate frequency (IF) carrier. The carrier can comprise, for example, a low IF frequency carrier such as a carrier centered at 9 MHz plus or minus 100 KHz. The video DSP consists of an analog-to-digital (A/D) converter 14, video demodulator 16, and a video descrambler 18" [column 5 lines 1-8];

Page 40

Art Unit: 2436

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the first analog-to-digital converter is associated with RF analog signals in a first passband" and "the second analog-to-digital converter is associated with RF analog signals in a second passband," in the invention as disclosed by <u>Tomasz et al.</u> and <u>Young</u> since it is understood that there may be a plurality of analog to digital converters where each converter would correspond with its own input.

Claims 23-27:

<u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> disclose an integrated circuit, as in Claim 22 above, but their combination do not disclose,

- "if the first and second channels are located in the first passband, the switching circuit selectively couples the first and second digital tuners to the first analog-to-digital converter," although <u>Young</u> do suggest multiple input, contacts, and switch, switching, as recited below;
- "if the first and second channels are located in the second passband, the switching circuit selectively couples the first and second digital tuners to the second analog-to-digital converter," although <u>Young</u> do suggest multiple input, contacts, and switch, switching, as recited below;
- "if the first channel is located in the first passband and the second channel is located in the second passband, the switching circuit selectively couples the first digital tuner to the first analog-to-digital converter and the second digital tuner to the second analog-to-digital converter," although <u>Young</u> do suggest multiple input, contacts, and switch, switching, as recited below;

- "if the first channel is located in the second passband and the second channel is located in the first passband, the switching circuit selectively couples the first digital tuner to the second analog-to-digital converter and the second digital tuner to the first analog-to-digital converter," although Young do suggest multiple input, contacts, and switch, switching, as recited below;
- "a first filter tuned to the first passband that outputs the RF analog signal to the first analog-to-digital converter," although <u>Young</u> do suggest multiple input, contacts, and switch, switching, as recited below;
- "a second filter tuned to the second passband that outputs the RF analog signal to the second analog-to-digital converter," although <u>Young</u> do suggest multiple input, contacts, and switch, switching, as recited below;

however, Young do disclose,

- "Each of the three switches 50a, 50b and 50c has a first input, a second input, and a moving contact which can connect an output to either of the inputs. The three switches are ganged together so that their outputs are either all connected to their first respective inputs or to their second respective inputs simultaneously" [column 3 lines 38-44];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "if the first and second channels are located in the first passband, the switching circuit selectively couples the first and second digital tuners to the first analog-to-digital converter" and "if the first and second channels are located in the second passband, the switching circuit selectively couples the first and second digital tuners to the second analog-to-digital converter" and "if the first channel is located in the first passband and

the second channel is located in the second passband, the switching circuit selectively couples the first digital tuner to the first analog-to-digital converter and the second digital tuner to the second analog-to-digital converter" and "if the first channel is located in the second passband and the second channel is located in the first passband, the switching circuit selectively couples the first digital tuner to the second analog-to-digital converter and the second digital tuner to the first analog-to-digital converter" and "a first filter tuned to the first passband that outputs the RF analog signal to the first analog-to-digital converter" and "a second filter tuned to the second passband that outputs the RF analog signal to the second analog-to-digital converter," in the invention as disclosed by Tomasz et al. and Robbins et al. for the purposes of having their outputs either all connected to their first respective inputs or to their second respective inputs simultaneously.

Claim 28:

<u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> disclose an integrated circuit, as in Claim 21 above, further disclosing,

- "the first and second digital tuners perform frequency transposition and channel selection in a digital domain" (i.e. "the tuner unit will have an input connector 56 for receiving the signal on cable 54, and an output connector 58 which may be used for coupling the received signal to a second set top box, if needed") [column 3 lines 5-8].

Claim 30:

<u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> disclose an integrated circuit, as in Claim 21 above, further disclosing,

- "the RF analog signal conveys information for the plurality of channels by digital modulation" (i.e. "Whether discrete filters or active filters are used, the output of the filters will be digitized by analog to digital converters 100 and then demodulated by the DSP for recovery of the digital data") [column 4 lines 58-61].

Claim 31:

<u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> disclose an integrated circuit, as in Claim 21 above, further disclosing,

- "the channels of the RF analog signal applied to each analog-to-digital converter extend over a given frequency span" (i.e. "all the channels in the 950 MHz to 2150 MHz DBS signal bandwidth") [column 3 lines 26-27];
- "each analog-to-digital converter oversamples the received RF analog signal at a sampling frequency at least twice the given frequency span" (i.e. "The level of the local oscillator signal in the RF signal input to the mixers is approximately -50 dBm. The signal present may be as low as -70 dBm, so that if uncorrected, the DC offset may be as high as 20 dBm greater than the signal of interest. In order to avoid saturation of the amplifiers on the output of the mixers, feedback of the DC offset is provided from the amplifier chain to the output of the mixers, as shown in FIGS. 2 and 3. DC offset correction circuitry in general is well known, and need not be described in detail herein") [column 4 lines 43-52].

Art Unit: 2436

Claim 32:

<u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> disclose an integrated circuit, as in Claim 31 above, further disclosing,

- "the RF analog signal comprises a satellite digital television analog signal" (i.e. "The direct broadcast satellite signal received from the satellite dish is amplified and then downshifted within the Low Noise Block (LNB), a subsystem contained with the satellite dish assembly, to a predetermined frequency band, typically in the L-band in the range 950 MHz to 2150 MHz") [column 2 lines 65-67 & column 3 lines 1-3].

Claim 37:

<u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> disclose an integrated circuit, as in Claim 21 above, further disclosing,

"the integrated circuit is a component within a satellite digital television signal receiver" (i.e. "The direct broadcast satellite signal received from the satellite dish is amplified and then downshifted within the Low Noise Block (LNB), a subsystem contained with the satellite dish assembly, to a predetermined frequency band, typically in the L-band in the range 950 MHz to 2150 MHz") [column 2 lines 65-67 & column 3 lines 1-3].

Art Unit: 2436

Claims 39 & 40:

<u>Tomasz et al.</u> and <u>Robbins et al.</u> disclose an electronic device, as in Claim 38 above, <u>Robbins et al.</u> further disclosing,

- "at least one analog-to-digital converter to convert the received RF analog signal to a digital signal" (i.e. "An overall block diagram of the television converter is illustrated in FIG. 1. The converter includes a video DSP 12, audio DSP 26, and timing and data recovery circuitry 24") [column 5 lines 1-3];
- "a first digital domain frequency transposition circuit that downconverts the digital signal to the first channel digital signal" (i.e. "In the mixer and Nyquist filter block 72, the video IF is first Nyquist filtered via Nyquist filter 80 and then downconverted to baseband by mixing it with the recovered carrier in mixer 82") [column 7 lines 9-12];
- "a second digital domain frequency transposition circuit that downconverts the digital signal to the second channel digital signal" (i.e. "In the mixer and Nyquist filter block 72, the video IF is first Nyquist filtered via Nyquist filter 80 and then downconverted to baseband by mixing it with the recovered carrier in mixer 82") [column 7 lines 9-12];
- "the multi-channel direct sampling type tuner circuit comprises a first and second analog-to-digital converter that convert the received RF analog signal to a first and second digital signal" (i.e. "An overall block diagram of the television converter is illustrated in FIG. 1.

  The converter includes a video DSP 12, audio DSP 26, and timing and data recovery circuitry 24") [column 5 lines 1-3];

but their combination do not disclose,

"the multi-channel direct sampling type tuner comprises a switching circuit that
selectively couples the first and second digital signals to the first and second digital
domain frequency transposition circuits," although <u>Young</u> does suggest switching, as
recited below;

however, Young does disclose,

- "Each of the three switches 50a, 50b and 50c has a first input, a second input, and a moving contact which can connect an output to either of the inputs. The three switches are ganged together so that their outputs are either all connected to their first respective inputs or to their second respective inputs simultaneously" [column 3 lines 38-44];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the multi-channel direct sampling type tuner comprises a switching circuit that selectively couples the first and second digital signals to the first and second digital domain frequency transposition circuits," in the invention as disclosed by <a href="Tomasz">Tomasz</a> et al. and <a href="Robbins et al.">Robbins et al.</a> for the purposes of having their outputs either all connected to their first respective inputs or to their second respective inputs simultaneously.

## Claim 41:

<u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> disclose an electronic device, as in Claim 40 above, but their combination do not disclose,

- "the first analog-to-digital converter is associated with RF analog signals in a first passband," although <u>Robbins et al.</u> do suggest analog-to-digital television conversion, as recited below;

- "the second analog-to-digital converter is associated with RF analog signals in a second passband," although <u>Robbins et al.</u> do suggest analog-to-digital television conversion, as recited below;

however, Robbins et al. do disclose,

- "An overall block diagram of the television converter is illustrated in FIG. 1. The converter includes a video DSP 12, audio DSP 26, and timing and data recovery circuitry 24. The video DSP demodulates and unscrambles video from an intermediate frequency (IF) carrier. The carrier can comprise, for example, a low IF frequency carrier such as a carrier centered at 9 MHz plus or minus 100 KHz. The video DSP consists of an analog-to-digital (A/D) converter 14, video demodulator 16, and a video descrambler 18" [column 5 lines 1-8];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the first analog-to-digital converter is associated with RF analog signals in a first passband" and "the second analog-to-digital converter is associated with RF analog signals in a second passband," in the invention as disclosed by <u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> for the purposes of timing and data recovery.

Claims 42-46:

<u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> disclose an electronic device, as in Claim 41 above, but their combination do not disclose,

- "if the first and second channels are located in the first passband, the switching circuit selectively couples the first and second digital domain frequency transposition circuits to the first analog-to-digital converter," although <u>Young</u> do suggest multiple input, contacts, and switch, switching, as recited below;
- "if the first and second channels are located in the second passband, the switching circuit selectively couples the first and second digital domain frequency transposition circuits to the second analog-to-digital converter," although <u>Young</u> do suggest multiple input, contacts, and switch, switching, as recited below;
- "if the first channel is located in the first passband and the second channel is located in the second passband, the switching circuit selectively couples the first digital domain frequency transposition circuit to the first analog-to-digital converter and the second digital domain frequency transposition circuit to the second analog-to-digital converter," although <u>Young</u> do suggest multiple input, contacts, and switch, switching, as recited below;
- "if the first channel is located in the second passband and the second channel is located in the first passband, the switching circuit selectively couples the first digital domain frequency transposition circuit to the second analog-to-digital converter and the second

digital domain frequency transposition circuit to the first analog-to-digital converter," although Young do suggest multiple input, contacts, and switch, switching, as recited below;

- "a first filter tuned to the first passband that outputs the RF analog signal to the first analog-to-digital converter," although <u>Young</u> do suggest multiple input, contacts, and switch, switching, as recited below;
- "a second filter tuned to the second passband that outputs the RF analog signal to the second analog-to-digital converter," although Young do suggest multiple input, contacts, and switch, switching, as recited below;

however, Robbins et al. do disclose,

- "Each of the three switches 50a, 50b and 50c has a first input, a second input, and a moving contact which can connect an output to either of the inputs. The three switches are ganged together so that their outputs are either all connected to their first respective inputs or to their second respective inputs simultaneously" [column 3 lines 38-44];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "if the first and second channels are located in the first passband, the switching circuit selectively couples the first and second digital domain frequency transposition circuits to the first analog-to-digital converter" and "if the first and second channels are located in the second passband, the switching circuit selectively couples the first and second digital domain frequency transposition circuits to the second analog-to-digital converter" and "if the first channel is located in the first passband and the second channel is located in the second passband, the switching circuit selectively couples the first digital domain frequency

transposition circuit to the first analog-to-digital converter and the second digital domain frequency transposition circuit to the second analog-to-digital converter" and "if the first channel is located in the second passband and the second channel is located in the first passband, the switching circuit selectively couples the first digital domain frequency transposition circuit to the second analog-to-digital converter and the second digital domain frequency transposition circuit to the first analog-to-digital converter" and "a first filter tuned to the first passband that outputs the RF analog signal to the first analog-to-digital converter" and "a second filter tuned to the second passband that outputs the RF analog signal to the second analog-to-digital converter," in the invention as disclosed by <u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> for the purposes of having their outputs either all connected to their first respective inputs or to their second respective inputs simultaneously.

14. Claims 12 & 47 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tomasz</u> et al. (US-6031878-A) in view of <u>Robbins et al.</u> (US-6147713-A) and in further view of <u>Dapper et al.</u> (US-6275990-B1).

Claim 12:

Tomasz et al. and Robbins et al. disclose an integrated circuit, as in Claim 10 above, but they do not disclose,

- "the analog-to-digital converter oversamples the received RF analog signal," although

<u>Dapper et al.</u> do suggest oversampling, as recited below;

however, Dapper et al. do disclose,

- "Sigma Delta converter 2840 achieves high resolution by oversampling the input signal at a frequency much above the Nyquist frequency" [column 94 lines 23-26];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the analog-to-digital converter oversamples the received RF analog signal," in the invention as disclosed by <u>Tomasz et al.</u> and <u>Robbins et al.</u> for the purposes of achieving high resolution.

### Claim 47:

<u>Tomasz et al.</u> and <u>Robbins et al.</u> disclose an electronic device, as in Claim 38 above, but they do not disclose,

- "the analog-to-digital converter oversamples the received RF analog signal," although

<u>Dapper et al.</u> do suggest oversampling, as recited below;

however, Dapper et al. do disclose,

- "Sigma Delta converter 2840 achieves high resolution by oversampling the input signal at a frequency much above the Nyquist frequency" [column 94 lines 23-26];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the analog-to-digital converter oversamples the received RF analog signal," in the invention as disclosed by <u>Tomasz et al.</u> and <u>Robbins et al.</u> for the purposes of achieving high resolution.

15. Claims 19 & 54 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tomasz</u> et al. (US-6031878-A) in view of <u>Robbins et al.</u> (US-6147713-A) and in further view of <u>Lieber et al.</u> (US-5220164-A).

### Claim 19:

<u>Tomasz et al.</u> and <u>Robbins et al.</u> disclose an integrated circuit, as in Claim 10 above, but they do not disclose,

"a metal plate attached to a rear surface of the single monolithic substrate," although
 <u>Lieber et al.</u> do suggest "an opaque photocathode, a microchannel plate (MCP) electron
 multiplier, and a phosphor coated anode covered with a metalized layer", as recited
 below;

however, Lieber et al. do disclose,

- "The single detection element includes an opaque photocathode, a microchannel plate (MCP) electron multiplier, and a phosphor coated anode covered with a metalized layer" [column 3 lines 36-39];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "a metal plate attached to a rear surface of the single monolithic substrate," in the invention as disclosed by <u>Tomasz et al.</u> and <u>Robbins et al.</u> for the purposes of allowing some of the electrons striking the anode to be detected as a prompt electrical current. Claim 54:

<u>Tomasz et al.</u> and <u>Robbins et al.</u> disclose an electronic device, as in Claim 38 above, but they do not disclose,

"a metal plate attached to a rear surface of the single monolithic substrate," although
 <u>Lieber et al.</u> do suggest "an opaque photocathode, a microchannel plate (MCP) electron
 multiplier, and a phosphor coated anode covered with a metalized layer", as recited
 below;

however, Lieber et al. do disclose,

- "The single detection element includes an opaque photocathode, a microchannel plate (MCP) electron multiplier, and a phosphor coated anode covered with a metalized layer" [column 3 lines 36-39];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "a metal plate attached to a rear surface of the single monolithic substrate," in the invention as disclosed by <u>Tomasz et al.</u> and <u>Robbins et al.</u> for the purposes of allowing some of the electrons striking the anode to be detected as a prompt electrical current.

16. Claim 29 is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tomasz et al.</u> (US-6031878-A) in view of <u>Robbins et al.</u> (US-6147713-A) and in further view of <u>Young</u> (EP-0481543-A1) and in further view of <u>Dapper et al.</u> (US-6275990-B1).

Claim 29:

Tomasz et al., Robbins et al., and Young disclose an integrated circuit, as in Claim 21 above, but they do not disclose,

- "each analog-to-digital converter oversamples the received RF analog signal," although

<u>Dapper et al.</u> do suggest oversampling, as recited below;

however, Dapper et al. do disclose,

- "Sigma Delta converter 2840 achieves high resolution by oversampling the input signal at a frequency much above the Nyquist frequency" [column 94 lines 23-26];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "each analog-to-digital converter oversamples the received RF analog signal," in the invention as disclosed by <u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> for the purposes of achieving high resolution.

Page 54

17. Claim 33-35 is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tomasz et al.</u> (US-6031878-A) in view of <u>Robbins et al.</u> (US-6147713-A) and in further view of <u>Young</u> (EP-0481543-A1) and in further view of <u>Hwang et al.</u> (US-4894657-A).

Claim 33:

<u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> disclose an integrated circuit, as in Claim 21 above, further disclosing,

- "a decimator filter that filters the downconverted digital signal to output digital signals relating to the selected channel and adjacent channel information" (i.e. "the output of the VCO is fed back, divided down by the ratio of the expected carrier frequency of the desired channel to the frequency of the crystal oscillator and then compared to the crystal oscillator frequency. The deviation in the external voltage controlled oscillator frequency is used to control the tank circuit to readjust the output frequency of the voltage controlled oscillator") [column 3 lines 38-44];
- "a digital filter that filters out the adjacent channel information" (i.e. "the output of the VCO is fed back, divided down by the ratio of the expected carrier frequency of the desired channel to the frequency of the crystal oscillator and then compared to the crystal

oscillator frequency. The deviation in the external voltage controlled oscillator frequency is used to control the tank circuit to readjust the output frequency of the voltage controlled oscillator") [column 3 lines 38-44];

but they do not disclose,

- "an error correction stage to produce the data packets from the selected channel information," although <a href="Hwang et al.">Hwang et al.</a> do suggest "accurate resolution" output, as recited below;

however, Hwang et al. do disclose,

- "accurate resolution of the output code from flash A/D subconverter 10 is desired, D/A converter 16 may be of the capacitive type, which is capable of converting as many as ten bits without being unduly tolerance-dependent" [column 3 lines 9-10];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "an error correction stage to produce the data packets from the selected channel information," in the invention as disclosed by <u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> for the purposes of converting as many as ten bits without being unduly tolerance-dependent.

Art Unit: 2436

Claim 34:

Tomasz et al., Robbins et al., Young, and Hwang et al. disclose an integrated circuit, as in Claim 33 above, but their combination do not disclose,

"the decimator filter is a low pass filter having a cut-off frequency approximately equal to twice a frequency half width of a channel," although <u>Robbins et al.</u> do suggest lowpass Nyquist filter with a cut-off frequency roughly half the width of a channel, as recited below;

however, Robbins et al. do disclose,

- "The Nyquist filter 80 can be implemented as a finite impulse response (FIR) lowpass filter having, for example, a sampling frequency of 27 MHz, passband edge of 7.75 MHz, passband attenuation of 0.5 dB, stopband edge of 10.25 MHz, stopband attenuation of 40 dB, beta of 3.3953 and -6 dB cutoff frequency of 9 MHz" [column 7 lines 20-26];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the decimator filter is a low pass filter having a cut-off frequency approximately equal to twice a frequency half width of a channel," in the invention as disclosed by <u>Tomasz et al.</u>, <u>Young</u>, and <u>Hwang et al.</u> for the purposes of implementing a Nyquist filter as a finite impulse response (FIR) lowpass filter.

Art Unit: 2436

Claim 35:

Tomasz et al., Robbins et al., Young, and Hwang et al. disclose an integrated circuit, as in Claim 34 above, but their combination do not disclose.

- "the digital filter is a Nyquist filter having a cut-off frequency approximately equal to the frequency half width of the channel," although <u>Robbins et al.</u> do suggest lowpass Nyquist filter with a cut-off frequency roughly half the width of a channel, as recited below; however, Robbins et al. do disclose,

- "The Nyquist filter 80 can be implemented as a finite impulse response (FIR) lowpass filter having, for example, a sampling frequency of 27 MHz, passband edge of 7.75 MHz, passband attenuation of 0.5 dB, stopband edge of 10.25 MHz, stopband attenuation of 40 dB, beta of 3.3953 and -6 dB cutoff frequency of 9 MHz" [column 7 lines 20-26];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "the digital filter is a Nyquist filter having a cut-off frequency approximately equal to the frequency half width of the channel," in the invention as disclosed by <a href="Tomasz et al.">Tomasz et al.</a>, <a href="Young">Young</a>, and <a href="Hwang et al.">Hwang et al.</a> for the purposes of implementing a Nyquist filter as a finite impulse response (FIR) lowpass filter.

18. Claim 36 is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tomasz et al.</u> (US-6031878-A) in view of <u>Robbins et al.</u> (US-6147713-A) and in further view of <u>Young</u> (EP-0481543-A1) and in further view of <u>Lieber et al.</u> (US-5220164-A).

Claim 36:

<u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> disclose an integrated circuit, as in Claim 21 above, but they do not disclose,

Application/Control Number: 10/814,818

Art Unit: 2436

- "a metal plate attached to a rear surface of the single monolithic substrate," <u>Lieber et al.</u>
do suggest "an opaque photocathode, a microchannel plate (MCP) electron multiplier,
and a phosphor coated anode covered with a metalized layer", as recited below;
however, <u>Lieber et al.</u> do disclose,

Page 58

- "The single detection element includes an opaque photocathode, a microchannel plate (MCP) electron multiplier, and a phosphor coated anode covered with a metalized layer" [column 3 lines 36-39];

Therefore, it would have been obvious for one of ordinary skill in the art at the time of the applicant's invention to include, "a metal plate attached to a rear surface of the single monolithic substrate," in the invention as disclosed by <u>Tomasz et al.</u>, <u>Robbins et al.</u>, and <u>Young</u> for the purposes of allowing some of the electrons striking the anode to be detected as a prompt electrical current.

### Allowable Subject Matter

19. Claims 6, 18, 35, & 53 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2436

# Response to Arguments

20. Applicant's arguments with respect to Claims 1-5 & 7-9 have been considered but are moot in view of the new ground(s) of rejection as necessitated by the applicants' amendments.

- 21. Applicant's arguments filed 10/20/2008 with respect to Claims 10-17, 19-34, 36-52, 54, & 55 have been fully considered but they are not persuasive.
  - The applicant's remark with respect to "<u>Tomasz</u> only disclosing analog downconversion and tuning functionality" has been carefully considered but is non-persuasive;
    - The examiner notes that there is enough suggestion provided by the prior art of record <u>Tomasz</u> either independently or in combination that it would be reasonable to have either analog or digital tuning/conversions/modulation/etc;
  - The applicant's remark regarding independent Claims 1, 10, 21, & 38 and their dependents stating that the prior art of record individually or in any combination do not disclose all of the integrated circuit limitations as part of the same single monolithic substrate, has been carefully considered but is non-persuasive;
    - The examiner notes that it is obvious as to whether the individual modules/circuit
       components reside as integrated together or as separate parts.

In re Larson, 340 F.2d 965, 968, 144 USPQ 347, 349 (CCPA 1965) (A claim to a fluid transporting vehicle was rejected as obvious over a prior art reference which differed from the prior art in claiming a brake drum integral with a clamping means, whereas the brake disc and clamp of the prior art comprise several parts rigidly secured together as a single unit. The court affirmed the rejection holding, among other reasons, "that the use of a one piece construction instead of the structure disclosed in [the prior art] would be merely a matter of obvious engineering choice.")

The applicant's remark with respect to the switches of <u>Young</u> not material to the claimed invention has been carefully considered but is non-persuasive;

Art Unit: 2436

O The examiner's intended purpose/logic to the usage of <u>Young</u> was to show that switches, regardless what they may be used for, still perform same/similar functions (i.e. switching thereby connecting one part with another);

#### Conclusion

- 22. The prior art made of record and not relied upon is considered pertinent to the applicant's disclosure.
  - a. <u>Stehlik</u> (US-5517529-A) monolithic direct digital receiver;
  - b. <u>Khoini-Poorfard et al.</u> (US 7167694 B2) Integrated multi-tuner satellite receiver architecture and associated method;
- 2. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2436

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Examiner Oscar Louie whose telephone number is 571-270-1684. The examiner can normally be reached Monday through Thursday from 7:30 AM to 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nasser Moazzami, can be reached at 571-272-4195. The fax phone number for Formal or Official faxes to Technology Center 2400 is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

OAL 01/16/2009

/Nasser G Moazzami/

Supervisory Patent Examiner, Art Unit 2436